As processors and fpgas lead the trend to sub 1V supply voltages, designers must optimise efficiency and increase power density in point of load (POL) converters. One way to achieve this is to ensure the sync mosfets in the POL synchronous buck converter are optimised to minimise losses.
