System verilog assertions

Verification uses SVA approach