SiFive presents 4th generation of Essential product line

1 min read

SiFive has announced a major upgrade of its Essential product family at the RISC-V Summit Europe 2024 currently being held in London.

Credit: hakule - adobe.stock.com

Developed over a decade, the Essential IP is already being used in billions of products including mobile phones, sensors, SSDs, FPGA platforms, surveillance cameras, smartwatches and more. According to SiFive, this full-portfolio refresh brings higher performance, improved power efficiency and more flexible interfaces providing additional configuration and integration ptions.

Commenting John Ronco, SiFive SVP of Product said, “With the benefits of cost-effective flexibility, performance and low power, RISC-V has won the battle for embedded. As legacy ISAs have reduced R&D and support, we are expanding SiFive’s broad portfolio of market leading Essential products and reaffirming our commitment and support for customers in these critical areas of innovation.”

More than two billion SiFive RISC-V based chips for embedded devices have shipped to-date and the market continues to grow rapidly.

“The embedded space in 2024 represents a huge ($257 billion) market opportunity, growing with an 8.3% CAGR through 2030. RISC-V and SiFive have been increasingly gaining momentum and taking share from the other ISAs. SiFive is launching the products that these customers need while also innovating at the high performance and advanced AI levels,” said Rich Wawrzyniak, Principal Analyst at The SHD Group. “It is a mistake to discount the importance of embedded products as the flexibility and software portability of RISC-V makes designing products with multiple cores - including the highest performance cores - easier, creating a clear pathway for RISC-V into the next generations of high-performance chips.”

Essential Gen4 IP Portfolio Features:

  • Broadest RISC-V CPU and system IP portfolio
  • Up to 40% runtime power reduction
  • 8 different baseline embedded 32-bit and 64-bit cores
  • From 2 stage single-issue to 8 stage superscalar
  • Improved L2 cache and enhanced L1 memory
  • Extensive configuration and integration optionsCPU type, profile and options: On-chip memories selection and System, peripheral and front ports
  • Advanced power management and security
  • Debug and trace
  • Leading software support, including embedded Linux, FreeRTOS, Eclipse C/C++/ IDE