To support this, Semidynamics and SignatureIP have partnered to integrate their respective IPs to provide a fully tested RISC-V, multi-core environment and CHI interconnect for the development of state-of-the-art chip designs.
Commenting Semidynamics’ CEO and founder, Roger Espasa, said, “Working closely together with other members of the RISC-V community is one of the driving forces of RISC-V’s rapidly growing success. There is a natural synergy between the two companies that has resulted in a solution that enables cutting edge, multi-cores chips to be created.
“SignatureIP’s C-NoC CHI interconnect solution makes it very straightforward to lay out the Network on Chip (NoC) for multiple cores on a chip using our mature, proven technologies which minimises risks and accelerates time to market.”
SignatureIP’s Coherent NoC is architected for performance and scalability across chiplets and supports a transport layer for chiplet communication. The C-NoC IP is a directory-based architecture with distributed home-node support and optional system level caches for high performance.
SignatureIP’s state-of-the-art inoculator.ai tool supports automation to generate a physically-aware NoC for a system. Combined with the automation tool and a simple licensing model, the process of evaluation, licensing, and implementation is much easier for SignatureIP’s customers.
Kishore Mishra, SignatureIP’s CTO, added, “Semidynamics revolutionised the 64-bit RISC-V processor with cores that are fully customisable using its ‘Open Core Surgery’ approach. This goes deep into the core and is not the tweakable approach typically found in IPs.
“Combining our technologies now enables multi-core chip designs to be created on this fully coherent RISC-V/CHI platform and then prototyping on an FPGA to demonstrate the integrated performance. We have fully tested them together to ensure compatibility and minimisation of verification time.”
