Engineering publications brought to you by Mark Allen

Soc

Menta eFPGA partners with Codasip

Silicon Labs selects Imperas RISC-V Reference Model for verification

Apple launches MacBook laptops using first in-house designed microprocessor

MediaTek targets mass market 5G smartphones with Dimensity 700

Sundance launches RISC-V module to support embedded system development

Aldec’s TySOM family now supports Xilinx PYNQ

Perforce Software looks to accelerate SoC development

Cadence brings verification IP to the chip level

ST introduces first Bluetooth 5.2-certified SoC

Nokia and Finland’s Tampere University join forces to develop 5G chipsets

Renesas selects Andes RISC-V 32-Bit CPU cores

Codasip Whitepaper - Creating domain-specific processors using custom RISC-V ISA instructions