According to Cadence, these domain-specific apps will allow customers to manage increasing system design complexity, improving system-level accuracy and accelerating low-power verification for advanced applications, such as artificial intelligence and machine learning (AI/ML), hyperscale and mobile.
Modern designs are increasingly pushing the envelope on complexity, and customers need capacity, performance and debug efficiency to meet time-to-market demands. Consequently, the new Cadence apps and updates can offer improved levels of performance and features to address these growing challenges.
The new and enhanced Palladium Apps are:
4-State Emulation App: Industry’s first 4-state emulation capability enables acceleration of simulations requiring X-propagation such as for low-power verification of complex SoCs with multiple switched power domains.
Real Number Modelling App: Industry’s first real number model emulation capability enables acceleration of simulations on mixed-signal designs.
Dynamic Power Analysis App: A next-generation massively parallel architecture for multi-billion-gate, million-clock-cycle power analysis of complex SoCs that is up to 5X faster than its previous versions.
“To keep up with today’s advanced SoC design requirements, customers need an emulation solution that offers high performance with fast, predictable compile and debug,” explained Dhiraj Goswami, corporate vice president, Hardware System Verification R&D at Cadence. “With the release of these new Palladium Apps, for the first time in our industry, our customers can now accelerate X-propagation and mixed-signal on emulation.”
The Palladium Z2 emulation system is part of the broader Cadence Verification Suite and supports the company’s Intelligent System Design strategy.
