The VHDL-2019 features supported are: Interfaces; Conditional Compilation; Shared Variables on Entity Interfaces; API for Assert (without PSL); API for Calling Path Information (in debug mode); Conditional Expression; and API to access Date, Time and File System.
“Since the ratification of VHDL-2019 as IEEE Std 1076-2019, we’ve been keen to give our users access to as many of the language’s new features as possible,” said Sunil Sahoo, SW Product Manager.
As for the UVM Registers window, it lists UVM RAL register models and their properties. Register models can be viewed as a hierarchy of register blocks or as a memory map. The contents of registers and their fields from the UVM model, plus the HDL implementation, are visualised in this window, which can be exported as CSV files for use as input data for the register generator.
The new release of Riviera-PRO also has updated UVVM libraries – updated to the 2020 03 03b version of the open-source and increasingly popular Universal VHDL Verification Methodology.
According to Sahoo, “It is essential for all EDA tools to keep up to date with not only the industry’s most popular languages but also those verification methodologies that stand to really boost productivity.”
