This announcement expands and extends the use of Imperas simulation technology, models, verification IP and tools by NSITEXE for the next generation of 64bit RISC V based designs featuring vector accelerators for AI (Artificial Intelligence) automotive applications with verification leading to the level required to achieve ISO 26262 ASIL D.
RISC-V is an open standard ISA (Instruction Set Architecture) that allows processor developers to optimise the configuration with both standard extensions and custom instructions. The recently ratified RISC-V Vector Extensions support the compute requirements for hardware accelerators for applications involving linear algebra, which is well suited for the emerging AI algorithms and workloads in advanced automotive applications.
ImperasDV is an integrated solution for RISC-V processor verification that is able to provide an adaptable framework based on the open standard RVVI (RISC-V Verification Interface) that supports the core RTL verification with the Imperas reference model in a ‘lock-step-compare’ methodology in addition to test suites and other verification IP.
ImperasDV covers the verification tasks for implementations that range from basic controllers through to advanced designs featuring vector extensions, privileged mode security protections, multi-hart, and custom extensions.
In addition, the freedom of the open standard ISA of RISC-V enables advanced processor technology in many new application areas with developers exploring techniques such as superscalar, out-of-order execution, multi-threading, heterogeneous multi-core and processor arrays plus other new approaches for the next generation of domain specific devices.
“The flexibility of the RISC-V ISA coupled with the performance of vector extensions is an ideal starting point for AI accelerators for automotive applications,” said Hideki Sugimoto, CTO of NSITEXE, Inc., a group company of DENSO Corporation. “To address the verification requirement for our next generation of processors, we have developed an optimised verification flow with ImperasDV that our design team set up with detailed configuration options to deliver on their comprehensive verification plans that provides the industry leading quality our customers expect.”
“The open ISA of RISC-V is enabling a new wave of processor design innovation across the spectrum of compute requirements in almost all market segments,” said Nobuyuki Ueyama, President of eSOL TRINITY. “High quality processor verification is not a simple task, but the ease of use and configurable approach with RVVI offered by ImperasDV enables the eSOL TRINITY team to support the expert design teams at NSITEXE and other leading adopters of RISC-V in Japan.”
“The open standard ISA of RISC-V is enabling a fundamental shift in processor development, with developers able to explore and innovate solutions with optimized solutions for targeted applications,” explained Simon Davidmann, CEO at Imperas Software. “The flexibility of RISC-V on the design side has a direct impact on the verification task, and since the value-added features are central to the development, we developed ImperasDV to be adaptable for all implementations to allows our customers and users to verify state-of-the-art designs independently. NSITEXE are pioneers in developing advanced RISC-V vector accelerators for AI, and we are pleased to see the Imperas technology and ImperasDV supporting the quality requirements for automotive applications.”
